



# X570ZD Schematic R1.0



Copyright Notice












<Variant Name>

<b>ASUS</b>		Title : SATA_HDD	
ASUSTeK COMPUTER INC. NB3		Engineer: SZ-NB	
Size A	Project Name <b>X570UD</b>		Rev R1.0
Date: Monday, May 07, 2018	Sheet 39 of 102		









<Variant Name>

Project Name		Rev
ASUS X505ZN		R0.1
Title :		
Size	Dept.: NB-S2-RD3	Engineer:
B		
Date: Monday, May 07, 2018	Sheet	51 of 99











<Variant Name>

		Project Name	Rev
		X505ZN	R0.1
Title :			
Size	Dept.: NB-SZ-RD3 Engineer:		
A			
Date: Monday, May 07, 2018	Sheet 12 of 99		








<Output Name>

		Project Name	Rev
<b>Title :</b>		X505ZN	RD.1
Size	Dept:	Engineer:	
Date: Monday, May 07, 2018			Sheet 18 of 99




<b>Main Board</b>
-------------------

















## LPC Debug Port




<Variant Name>

		Title : SB_DEBUG_LPC	
ASUSTeK COMPUTER INC.		Engineer: SZNB2	
Size	Project Name		Rev
A	X570UD		R1.0
Date:	Monday, May 07, 2018	Sheet	24 of 102











<Variant Name>

		Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
<b>Title :</b>			
Size B	Dept.: <b>MS-G2-RD3</b>		
Engineer:			
Date: <b>Monday, May 07, 2018</b>	Sheet <b>5</b>	of <b>99</b>	















CLK


CLK






<Project Name>




## Hall effect switch





		Title : Hall sensor	
ASUSTeK COMPUTER INC.		Engineer: SZNB1	
Size A	Project Name  X570UD		Rev R1.0
Date: Monday, May 07, 2018	Sheet	37 of 102	















<Variant Name>


		Project Name	Rev
X570UD			R1.0
Title : MB_IO_CONN			
Size A	Dept.: ASUSTEK COMPUTER INC. Engineer: SZ-NB2		
Date: Monday, May 07, 2018	Sheet	40	of 102

## Charger LED








## POWER LED



		Title : MB_LED	
ASUSTek COMPUTER INC. NB3		Engineer: SZNB2	
Size A	Project Name X570UD		Rev R1.0
Date: Monday, May 07, 2018		Sheet 42 of 102	


32

[illegible]




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

## USB2.0 EMI-Protection E-CMPASS Filter





## TypeC Conn.








USB Type-C	
Pin	Signal
1	VBUS
2	D-
3	D+
4	GND
5	GND
6	GND
7	GND
8	GND
9	GND
10	GND
11	GND
12	GND
13	GND
14	GND
15	GND
16	GND
17	GND
18	GND
19	GND
20	GND
21	GND
22	GND
23	GND
24	GND
25	GND
26	GND
27	GND
28	GND
29	GND
30	GND
31	GND
32	GND
33	GND
34	GND
35	GND
36	GND
37	GND
38	GND
39	GND
40	GND
41	GND
42	GND
43	GND
44	GND
45	GND
46	GND
47	GND
48	GND
49	GND
50	GND
51	GND
52	GND
53	GND
54	GND
55	GND
56	GND
57	GND
58	GND
59	GND
60	GND
61	GND
62	GND
63	GND
64	GND
65	GND
66	GND
67	GND
68	GND
69	GND
70	GND
71	GND
72	GND
73	GND
74	GND
75	GND
76	GND
77	GND
78	GND
79	GND
80	GND
81	GND
82	GND
83	GND
84	GND
85	GND
86	GND
87	GND
88	GND
89	GND
90	GND
91	GND
92	GND
93	GND
94	GND
95	GND
96	GND
97	GND
98	GND
99	GND
100	GND






近ic



\*Variant Name\*



## AUDIO CODEC (CX8050)





## DETECTION

Connect to same power rail as used for coder pins 1, 4b.



HONDA/HONDA  
走線越短越好，線寬儘可能>70

RS-485: Port A  
 RS-485: Port B  
 Internal MIC: Port C  
 Handset: Port A + port D  
 Universal Jack (port A + Port B + port D)






## DVL(link D)




**LVDS IFPE/F**

Table 12. N16/GB46-128 and N17/GB4C-128 GPIO Differences


GPIO Pin	N16 GPU Function	N16 GPU Function on Co-Design	N17 GPU Function	Comments
GPIO0	GCs_FB_EH	PWM_VID	PWM_VID	N17 PWM_VID for HVDD supply
GPIO1	MEM_VDD_CTL	GCs_FB_EH	GCs_FB_EH	
GPIO2	LCD_BL_PWM	GPU_EVENT#	GPU_EVENT#	
GPIO3	LCD_VCC	TBD	HVDD5_PWM	N17 PWM_VID for HVDD5 supply
GPIO4	LCD_BLED	SVI_MAH_EH	TVR_MAH_EH	
GPIO5	SVI_MAH_EH	FRAME_LOCK#	FRAME_LOCK#	
GPIO6	GPU_EVENT#	PSI	PSI	N17 PSI for HVDD supply
GPIO7	3D_VISOH	LCD_BL_PWM	LCD_BL_PWM	
GPIO8	SYS_PEX_RST_ND_HF	HPD_HPD	MEM_VDD_CTL	
GPIO9	THERM_ALERT	THERM_ALERT	THERM_ALERT	Same
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	MEM_VREF_CTL	Same
GPIO11	PWM_VID	LCD_VDD#	LCD_VDD#	
GPIO12	PWR_LEVEL	PWR_LEVEL	PWR_LEVEL	Same
GPIO13	PSI	LCD_BLED	LCD_BLED	
GPIO14	HPD_IPFA	HPD_IPFA	HPD_IPFA	Same
GPIO15	HPD_IPFC	HPD_IPFB	HPD_IPFB	
GPIO16	FRAME_LOCK	SYS_PEX_RST_ND_HF	RESERVED	
GPIO17	HPD_IPFD	HPD_IPFD	HPD_IPFD	Same
GPIO18	HPD_IPFE	HPD_IPFC	HPD_IPFC	Same
GPIO19	HPD_IPFB or HPD_IPFB	3D_VISOH	3D_VISOH	
GPIO20	RESERVED	HPD_HPD	RESERVED	
GPIO21	GPU_PEX_RST_ND_HF	GPU_PEX_RST_ND_HF	RESERVED (DC_WARM)	
GPIO22	-	-	RESERVED	New N17 GPIO
GPIO23	-	-	RESERVED	New N17 GPIO
GPIO24	-	-	HPD_IPFB	New N17 GPIO
GPIO25	-	-	RESERVED	New N17 GPIO
GPIO26	-	-	RESERVED	New N17 GPIO
GPIO27	-	-	HPD_IPFC	New N17 GPIO





# USB3.0\_Port 0


















## ESD-Protection





©2014 Taiwan








Copyright Reserved



NVDD5 & PEX\_VDD ENABLE










Table 5. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
FBVDD/IQ Supply Rail for GDDR5					
G84B-128	0.1 $\mu$ F	X85 0402	4	0	Under GPU
G84C-128	1 $\mu$ F	X85 0402	4	12	Under GPU
	4.7 $\mu$ F	X85 0603	4	0	Under GPU
	10 $\mu$ F	X85 0603	0	4	Under GPU
	10 $\mu$ F	X85 0603	2	4	Neer GPU
	22 $\mu$ F	X85 0603W	10	0	Neer GPU

Table 3-27. 3.3V Power Rail Decoupling

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
G84B-64	V11_A041	0.1 $\mu$ F	X85 0402	2 2	Under GPU
G84B-128		1 $\mu$ F	X58 0603	1 1	Neer GPU
G84B-256		4.7 $\mu$ F	X58 0603	1 1	Neer GPU
G84B-64	V11_A041	0.1 $\mu$ F	X85 0402	1 1	Under GPU
G84B-128		1 $\mu$ F	X58 0603	1 1	Neer GPU
G84B-256		4.7 $\mu$ F	X58 0603	1 1	Neer GPU


Note: This table is for one M2 module. For M2 module, please refer to the M2 Decoupling table.

Note: This table is for open I/O mode. For I/O mode, please refer to the I/O Decoupling Table.

CHD0	CS#
CHD1	A3_BA3
CHD2	A2_BA0
CHD3	A4_BA2
CHD4	A5_BA1
CHD5	WE#
CHD6	A7_A8
CHD7	A6_A11
CHD8	BS#
CHD9	A12_RFU
CHD10	A0_A10
CHD11	A1_A9
CHD12	RAS#
CHD13	RST#
CHD14	CAS#
CHD15	CAS#

## FBA Partition Memory (1 of 2)

## MF=0 Normal




63008-00030300

## CMD mapping mode H

GB2-64  
GBH-128\*  
31-63

CHD16	CS#
CHD17	A3_BA3
CHD18	A2_BA0
CHD19	A4_BA2
CHD20	A5_BA1
CHD21	WE#
CHD22	A7_A8
CHD23	A6_A11
CHD24	BS#
CHD25	A12_RFU
CHD26	A0_A10
CHD27	A1_A9
CHD28	RAS#
CHD29	RST#
CHD30	CAS#
CHD31	CAS#



63008-00030300

## MF=1 Mirror

## GDD5 MODE SELECTION

MODE	MF	EDCS	EBCK
V00	0	V00Q	V00Q
V01	0	V00Q	V00Q
v00 inverted	V00Q	V00Q	0
v01 inverted	V00Q	V00Q	V00Q

\*Copyright Notice


Title : 63008-00030300

# FBB Partition Memory (1 of 2)

CMD mapping mode H

GB2-64	CH0
GB1:128*	(1..3)
CH00	CS#
CH01	A1_BA3
CH02	A2_BA0
CH03	A4_BA2
CH04	A5_BA1
CH05	WE#
CH06	A7_A8
CH07	A6_A11
CH08	AB#
CH09	A12_RFU
CHD10	A0_A10
CHD11	A1_A9
CHD12	RA#
CHD13	RST#
CHD14	CE#
CHD15	CAS#

MF=0 Normal




# FBB Partition Memory (2 of 2)

CMD mapping mode H

GB2-64	CH1
GB1:128*	(32..63)
CH016	CS#
CH017	A2_BA3
CH018	A2_BA0
CH019	A4_BA2
CH020	A5_BA1
CH021	WE#
CH022	A7_A8
CH023	A6_A11
CH024	AB#
CH025	A12_RFU
CH026	A0_A10
CH027	A1_A9
CH028	RA#
CH029	RST#
CH030	CE#
CH031	CAS#

MF=1 Mirror




Revision Number



Title : GPU 03008

Engineer: EE

Rev. 1.0



N17P Strap PU/PD Resistor must be 100kOhm





Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to V12_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
40.3 kΩ	1111	0111


Table 3. N17P-G0/-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2560K32	1.35V and 1.5V <sup>2</sup>	Samsung	K4G603256B-1C28	B-die	Dx0	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24UR-R0C	H-die	Bx2	7 Gbps	N/A	Full	Post production candidate
	4 Gb	1.35V and 1.5V <sup>2</sup>	Samsung	K4G413256E-1C28	E-die	Dx0	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24UR-R0C	A-die	Dx6	7 Gbps	N/A	Full	Production candidate
4 Gb	1280K32	1.35V and 1.5V <sup>2</sup>	Micron	EDW40328ABG-70A0	A-die	Dx8	7 Gbps	N/A	Full	Post production candidate

#### Notes:

- For H17P-Gx, the maximum allowable memory case temperature is 85 °C.
- H17P-Gx runs WCLK up to 3000 MHz with FBVDD = 1.35V. DVS is required to run WCLK > 3000 MHz.

Strap	N17P-S0	Options Mode	Default Mode
Device ID	0xCCCC, 0xCCCC		
Package	0BAC, 15E		
Internal P/N	QP167-723-A3		
ROM_M0	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	H	180
ROM_M1	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	H	180
ROM_M2	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	M	180
Strap0	Refer to N17P_M0N_Straps table		
Strap1			
Strap2			
Strap3	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	L	180
Strap4	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	L	180
Strap5	1.80M Option for 180K PU to 1V8_A0N 2.80M Option for 180K PU to GND	L	180
Boot Voltage	0.6V		





GPU Part	GPU	Memory Type	FBVDD / FBVDDQ	Memory Density	Memory Configuration	Strap	Manufacturer Part Number	Die Revision	Memory Speed GR	Memory EUT	Strap	Strap	Strap	Status
N17P-G0/V1	GDDR5	1.35V and 1.5V	80s	2560K32	Samsung	K4G603256B-1C28	H5GC8H24UR-R0C	A-die	7 Gbps	N/A	Bx2	L	L	Production Candidate
N17P-G0/V1	GDDR5	1.35V and 1.5V	40s	1280K32	Samsung	K4G413256E-1C28	H5GC8H24UR-R0C	A-die	7 Gbps	N/A	Bx2	H	H	Post Production Candidate

#### Notes:

- For H17P-Gx, the maximum allowable memory case temperature is 85 °C.
- H17P-Gx runs WCLK up to 3000 MHz with FBVDD = 1.35V. DVS is required to run WCLK > 3000 MHz.


Figure 1: Schematic diagram of the proposed 128-bit 1.5T CMOS SRAM. The diagram shows a 2T1N1P access transistor network (A1, A2, A3, A4) and a 2T1N1P storage transistor network (S1, S2, S3, S4). The access transistors are connected to the bit lines (BL, BLB) and the storage transistors are connected to the word lines (WL, WLB). The storage transistors are also connected to the bit lines (BL, BLB) and the word lines (WL, WLB). The diagram is labeled with '128T1N1P' and '1.5T CMOS SRAM'.



10UF/22UF reserved in power schematic page




# +0.95VSUS (UP9002PQKF)



Copyright Notice









**S3 And S5 Truth Table**

State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(Hi-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)



**Now Use This One**


Part Reference	UP156SPQKF	UP9002PQKF	RT248AGQW
	MLCC	V-CHIP	MLCC
PR8621	2.2uohm	2.2uohm	150uohm
PR8622	1uF	1uF	0uohm
PR8623	0	0	3000uohm
PR8624	8200uohm	8200uohm	5000uohm
PR8625	1780uohm	4020uohm	1000uohm
PC8613	820pF	820pF	1000pF
PR8623	150uohm	150uohm	0
PR8624	0	0	150uohm



# +3V\_A\_DSX / +5VSUS / [System Power]


Now Use This One

Part Reference	RT8249CGQW		UP9003ZQKF	
	MLCC	V-CHIP	MLCC	V-CHIP
PCB707	330pF	@	150pF	@
PCB727			6800uF	@
PCB708	0.01uF	@	0.01uF	@









Adaptor Mode (IMVP6)					
P_LN_ON	CS	S3	S4	S5	SS with USB Chargers
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
1.35V_ON	1	1	1	1	1
SSDC_RCP	1	1	1	1	1
SSDC_RCP	1	1	1	1	1

Battery Mode (IMVP6)					
P_LN_ON	CS	S3	S4	S5	SS with USB Chargers
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
0VDSX_ON	1	1	1	1	1
1.35V_ON	1	1	1	1	1
SSDC_RCP	1	1	1	1	1
SSDC_RCP	1	1	1	1	1
SSDC_RCP	1	1	1	1	1





ASUS		Product Name		Rev.	
X550ZN		Title		Rev. 1	
Rev.		Title		Rev. 1	
Dupl.		Engineer		Rev. 1	
Date		Date		Rev. 1	
Date		Date		Rev. 1	



## Load Switch



	<=40W	<=120W	>=120W
PR28901	25m	10m	5m
	EPC	NR	G



```
PR903 SET
x : 0V =>0 Ohm
30W: 0.4V =>14k
40W: 0.8V =>32k
45W: 1.2V =>57.6k
65W: 1.6V =>93.1k
75W: 2.0V =>150k
90W: 2.4V =>270k
120W: 2.8V =>560k
x : 3.2V =>9
```




















### X556U Power On Sequence Diagram



Altium Designer

		Title :	DSC_Discharge	
ASUSTeK COMPUTER INC. (ASUS)		Engineer:	SCH002	
Doc:	Project Name			Rev:
C	X570UD			A1.0
Date:	Monday, May 27, 2019	Drawn:	DF	at: 10:22

Title			
<Title>			
Size	Document Number		Rev
A	X570UD		R1.0
Date:	Monday, May 07, 2018	Sheet	65 of 102

Title			
<Title>			
Size	Document Number		Rev
A	X570UD		R1.0
Date:	Monday, May 07, 2018	Sheet	38 of 102

Title			
<Title>			
Size	Document Number		Rev
A	X570UD		R1.0
Date:	Monday, May 07, 2018	Sheet	35 of 102




<Variant Name>

	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>A2</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
-------------------	--------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>81</b> of <b>99</b>
-----------------------------------	------------------------------

		Project Name		Rev
		X505ZN		R0.1
Title :				
Size	Dept.: NB-SZ-RD3			
E	Engineer:			
Date: Monday, May 07, 2018			Sheet	82 of 99


<Variant Name>

	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>A</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
------------------	--------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>98</b> of <b>99</b>
-----------------------------------	------------------------------

		Project Name		Rev
		X505ZN		R0.1
Title :				
Size	Dept.: NB-SZ-RD3			
A	Engineer:			
Date: Monday, May 07, 2018			Sheet	97 of 99


<Variant Name>

	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>A</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
------------------	--------------------------------	------------------


Date: <b>Monday, May 07, 2018</b>	Sheet <b>85</b> of <b>99</b>
-----------------------------------	------------------------------

	Project Name <b>X705</b>	Rev <b>R1.0</b>
---	-----------------------------	--------------------

<b>Title :</b> <b>NVDDS</b>
-----------------------------

Size <b>C</b>	<b>Dept.:</b> <b>NB Power Team</b>	<b>Engineer:</b>
------------------	------------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>93</b> of <b>102</b>
-----------------------------------	-------------------------------

		Project Name		Rev
		<b>X705</b>		0.9
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size  Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>EE</b>			
Date:   Monday, May 07, 2018			Sheet	92                      of                      103

<Variant Name>


	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>C</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
------------------	--------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>2</b> of <b>99</b>
-----------------------------------	-----------------------------



		Project Name		Rev
		X505ZN		R0.1
Title :				
Size	Dept.: NB-SZ-RD3			
A	Engineer:			
Date: Monday, May 07, 2018			Sheet	3 of 99

<Variant Name>

	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>A</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
------------------	--------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>96</b> of <b>99</b>
-----------------------------------	------------------------------

 Project Name <b>X570UD</b>	Rev  R1.0
---	-----------------

<b>Title :</b> <b>AUDIO_CODEC</b>
--------------------------------------

Size  A	<b>Dept.:</b> ASUSTeK COMPUTER INC. NB2 <b>Engineer:</b> <b>SZNB1</b>
---------------	---

Date: Monday, May 07, 2018	Sheet 36 of 102
----------------------------	-----------------

<Variant Name>

	Project Name <b>X505ZN</b>	Rev <b>R0.1</b>
---	-------------------------------	--------------------

**Title :**

Size <b>A</b>	<b>Dept.:</b> <b>NB-SZ-RD3</b>	<b>Engineer:</b>
------------------	--------------------------------	------------------

Date: <b>Monday, May 07, 2018</b>	Sheet <b>95</b> of <b>99</b>
-----------------------------------	------------------------------

<Variant Name>



**Title :**      <Title>

ASUSTeK COMPUTER INC.

**Engineer:**      **SZNB2**

Size

Project Name

Rev


B

**X570UD**

R1.0

Date:      Monday, May 07, 2018

Sheet      61      of      102

		Title :	
ASUSTeK COMPUTER INC.		Engineer:	SZNB2
Size	Project Name	Rev	
C	X570UD	R1.0	
Date: Monday, May 07, 2018		Sheet	62 of 102

<Variant Name>



**Title :**      <Title>

ASUSTeK COMPUTER INC.

**Engineer:**      **SZNB2**

Size

Project Name

Rev

A

**X570UD**

R1.0

Date:      Monday, May 07, 2018

Sheet      63      of      102

<Variant Name>



**Title :**      <Title>

ASUSTeK COMPUTER INC.

**Engineer:**      **SZNB2**

Size

Project Name

Rev

Custom

**X570UD**

R1.0

Date:      Monday, May 07, 2018

Sheet      64      of      102



<Variant Name>



**Title :**      <Title>

ASUSTeK COMPUTER INC.

**Engineer:**      **SZNB2**

Size

Project Name

Rev

C

**X570UD**

R1.0

Date:      Monday, May 07, 2018

Sheet      66      of      102

<Variant Name>



**Title :**

<Title>

ASUSTeK COMPUTER INC. NB4

**Engineer:**

**SZNB1**

Size

Project Name

Rev

C


**X570UD**

R1.0


Date: Monday, May 07, 2018

Sheet 47 of 102


<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size  C	Project Name  X570UD		Rev  R1.0
Date: Monday, May 07, 2018		Sheet 46 of 102	


<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: SZNB2	
Size  C	Project Name  X570UD		Rev  R1.0
Date: Monday, May 07, 2018		Sheet 43 of 102	


<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC. NB3		Engineer: SZNB2	
Size  C	Project Name  X570UD		Rev  R1.0
Date: Monday, May 07, 2018		Sheet 68 of 102	


<Variant Name>

		Title : *****	
ASUSTeK COMPUTER INC.		Engineer: SZNB2	
Size	Project Name		Rev
C	X570UD		R1.0
Date: Monday, May 07, 2018		Sheet 79 of 102	

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC. NB1		Engineer:	SZNB2
Size C	Project Name X570UD		Rev R1.0
Date: Monday, May 07, 2018		Sheet	69 of 102

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: SZNB2	
Size	Project Name		Rev
C	X570UD		R1.0
Date: Monday, May 07, 2018		Sheet 56 of 102	



<Variant Name>



**Title :**      <Title>

ASUSTeK COMPUTER INC.

**Engineer:**      **SZNB2**

Size

Project Name

Rev

C


**X570UD**

R1.0

Date:      Monday, May 07, 2018

Sheet      59      of      102

<Variant Name>

		Title : SB_DEBUG_LPC	
ASUSTeK COMPUTER INC.		Engineer: SZNB2	
Size  A	Project Name  X570UD		Rev  R1.0
Date: Monday, May 07, 2018		Sheet 44 of 102	